ance is given by
Smr = Sm,
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S (weak inversion) rail-to-rail
V.I. Prodanov and M.M. Green
Indexing terms: Bipolar integrated circuits, CMOS integrated
circuits
A rail-to-rail constant-g,, input stage suitable for bipolar or weak
inversion CMOS implementation is presented. To achwe rail-torail operation, two complementary differential pairs driven in
parallel are used. To guarantee constant net transconductance
each differential pair is augmented with a suitable biasing circuit.
The biasing circuits are implemented without current mirrors,
which results in low sensitivity to process variations and
potentially higher bandwidth.

Introduction: A common way to achieve a rail-to-rail input range
when designing low-voltage op-amps is to connect n-type (i.e.
either npn or n-channel) and p-type differential pairs in parallel
and sum their small-signal currents. In the Fig. l a circuit, the
required summation is performed in the gain stage. Performing
this guarantees that for any common-mode input voltage at least
one of the differential pairs will operate properly as long as V,, >
2V, + 4AVGs.

v~D

+ Sm,

(1)

where g,,,, and g,,,, are the transconductances of the NMOS and
PMOS differential pairs, respectively. As V,C M approaches the
negative (positive) rail, I , (I,) becomes 0 and gmr reduces to g,
(g,,,J. This variation makes it impossible to optimally frequency
compensate an op-amp using such an input stage. In addition, it
may cause increased distortion levels.
To reduce the variation of the net transconductance, the use of
common-mode dependent current biasing has been proposed. The
idea is to balance out the change in g,, and g, by suitably controlling the tail currents I, and I, (e.g. Fig. lb). {ince the transconductance of both bipolar and weak inversion CMOS differential
pairs is proportional to the tail current, to keep g,, constant the
following condition must be satisfied:
I , + I p = constant
(2)
A few circuits realising this relation have been proposed [1 4 .
Most of them, however, use one or more current mirrors [1-3].
The use of current mirrors is undesirable for at least two reasons.
First, any current mirror mismatch directly translates into a proportional variation of net transconductance. This could prove disastrous in the CMOS case because the accuracy of a current
mirror operating in weak inversion is generally quite poor.
Secondly, every current mirror introduces a pole with magnitude
g,J2C, (gnJ2Cg,)for the bipolar and MOS case respectively; hence
the use of current mirrors limits the bandwidth of the current biasing circuit.
In this Letter we derive a new topology which does not use current mirrors. In addition, unlike the structure reported in [4] it has
no nodes which exhibit high voltage excursions in response to
common-mode input voltage. As a result, higher bandwidth and
improved robustness to processing variations can be expected.
Proposed topology: Instead of trying to directly realise the constraint given in eqn. 2 we take the alternative approach of modify-

ing each differential pair separately in such a way that they
become fully complementary. In the context of this discussion, the
above term refers to the situation in which the transconductances
of two independent input stages vary with the input commonmode voltage but their sum stays constant over the entire common
mode range.
In this Section, a weak inversion CMOS input stage will be
derived. However, any comment made or conclusion drawn about
the operation of this circuit will be valid for its bipolar counterpart as well.
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Pig. 1 Op-amp with simple rail-to-rail input stage and conceptual schematic of rail-to-rail input stage having common-mode dependent current
biasing
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0
0

a Op-amp with simple rail-to-rail input stage
b Conceptual schematic diagram of rail-to-rail input stage

The main disadvantage of this simple rail-to-rail input stage is
the fact that its net transconductance g,, vanes by a factor of 2
over the common-mode range. In the mid-supply range, where
both pairs operate with their nominal currents, this transconduct-

386

Pig. 2 Rail-to-rail input stage using two 3-region stages

a Schematic diagram
b Results of HSPICE simulation illustrating variation of individual
and net transconductances against V,, C M
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first step towards full complementarity is to make sure that
within the three well defined regions of operation (near-ground,
mid-supply and near- V,,), the net transconductance g, , has the
same value. To do this we need to modify the
differential pair so that its transconductance is 0 (g,) for KncM near
near
ground, g,/2 for V , near mid-supply, and g,(O) for
V,,,. This task is readily accomplished without the use of current
mirrors by connecting two additional differential pairs, M,-3 and
as shown in Fig. 2a. The tail currents of these pairs have a
nominal value of half that of the
and Mpl-p3differential
pairs.
(Mn,-,J were perfectly
If transistors M,-3 (Mk6) and
matched and the currents they conduct were the same, the sum
g,, +gmPwould be constant not only in the near-rail and mid-supply regions but also in the transition regions. Unfortunately, the
Fig. 2a circuit does not meet these requirements. The reason is
that transistors M3 (M6)and Mp3(Mn3)differ in both aspect ratios
and operation. Transistor M3 (M6)provides the tail current of M1,*
(M4,Jdifferential pair, while transistor Mp3( M J , in addition to
providing the tail current of M&, (M&J differential pair, sinks
the current conducted by M6 (M3).Because of these differences,
when vnCM approaches the positive (negative) rail transistors M3
( M J and Mp3(Mn3)do not enter the triode region simultaneously.
As a result the 0 + g,/2 and g,/2 4 g, transitions of the
stage do not coincide with g, + g J 2 and g,/2 -+ 0 transitioris of the Mp,,3/M,, stage. This causes ‘glitches’ with magnitude
1&15% of the nominal value of g,, to occur in the net transconductance (e.g., Fig. 2b). For some applications, this variation
could be acceptable; however, in general we would prefer to have
g, as flat as possible.

vfl

~

Vnn

Simulation and experimental results: The data in Figs. 26 and 3b
come from an HSPICE simulation of the corresponding weak
inversion CMOS circuits using BSIM (level 13) models provided
by MOSIS for the 2 p m ORBIT analogue process. A supply voltage of 2.5V and nominal bias current I of lOOnA were used. The
transistor aspect ratios were as given on the schematic diagrams.
The 2% deviation of g , , in Fig. 3b can be attributed to secondorder effects, such as vanation of the slope factors of weak inversion transistors with the source-bulk voltage and finite output
resistance.
Qualitatively similar results were obtained from equivalent
bipolar circuits which were realised using discrete National Semiconductor MPQ3904 and MPQ3907 components.

V.I. Prodanov and M.M. Green (Department of Electrical Engineering,
College of Engineering and Applied Sciences, State University of New
York at Stony Brook, Stony Brook, N Y 11794.2350, USA)
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Double-edge-triggeredaddress pointer for
low-power high-speed FIFO memories
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Indexing terms: Integrated memory circuits, VLSI
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Fig.. 3 Rail-to-rail input stage using two fully complementary stages
a Schematic diagram
b R.esults of HSPICE simulation illustrating variation of individual
and net transconductances against V,C M

To do this we increase the nominal value of the currents conducted by M1 and M6 to I and sink the ‘unwanted’ I/2 portion
through additional current sources realised in Fig. 3a by transistors M, and M8.By doing this, transistors M3 and M6 are forced
to behave in an identical way to that of transistors Mp3and Mn3,
respectively. The last modification makes the two structures M,,,,/
M,-,IM, and Mpl-p3/M+6/M8
fully complementary and as expected,
eliminates the g, variation in the transition regions, as shown in
Fig. 3b.
Notice that the only transistors connected in a current mirror
configuration are those providing the constant current biasing.
Since these transistors have little influence on the speed of the
developed current biasing circuit and are generally not required to
be in weak inversion, they can be sized such that the mismatch
between their drain currents is as small as possible.

The clock line, which is used to shift the addresses in the address
pointer circuit of an FIFO, has a large load capacitance and
hence large power consumption is required to drive the line.
Furthermore, the large load capacitance limits the speed of
operation of the FIFO. The authors develop a double-edgetriggered technique for address pointer design. By using the
proposed technique, the high-speed FIFO operation can be
realised with relatively lower shift clock frequency. The power
consumption of the new circuit is significantly reduced due to the
reduction of the shifting clock frequency as well as the cumulative
load capacitance on shifting clock lines.

Introduction: In FIFO memories, data that are written into the

RAM’S storage area are read out in the same order. The FIFO
operations are controlled by special address pointers that keep
track of where data are to be written and from where they are to
be read. The function of such address pointers is normally implemented by shift register chains. During operations, a high level
signal is transferred along the register chain and the high state of a
register results in the corresponding row select line and column
select line being activated. Therefore, the memory cells can be
accessed by a specific sequence by the control of the shift clock
signal. To guarantee that data are only shifted to the next stage
register during one shift clock cycle, the shift register chain is usually constructed by a master-slave D flip-flop which consists of
two D latches. Traditionally, the implementation of the D latch
can be based on either a CMOS transmission gate or tri-state
buffer as described in [l, 21. However, both kinds of D latches
contribute relative large load capacitance to shift clock lines. The
cumulative large load capacitance on shifting clock lines limits the
speed of performance, and also causes large power consumption

